Systems, methods, and apparatuses relating to microarchitectural mechanisms for the prevention of side-channel attacks are disclosed herein. In one embodiment, a processor includes a core having a plurality of physical contexts to execute a plurality of threads, a plurality of structures shared by the plurality of threads, a context mapping structure to map context signatures to respective physical contexts of the plurality of physical contexts, each physical context to identify and differentiate state of the plurality of structures, and a context manager circuit to, when one or more of a plurality of fields that comprise a context signature is changed, search the context mapping structure for a match to another context signature, and when the match is found, a physical context associated with the match is set as an active physical context for the core.
Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
1. A processor comprising: a core having a plurality of physical contexts to execute a plurality of threads; a plurality of structures shared by the plurality of threads; a context mapping structure to map context signatures to respective physical contexts of the plurality of physical contexts, each physical context to identify and differentiate state of the plurality of structures; and a context manager circuit to, when one or more of a plurality of fields that comprise a context signature is changed, search the context mapping structure for a match to another context signature, and when the match is found, a physical context associated with the match is set as an active physical context for the core.
A processor includes a core with multiple physical contexts for executing multiple threads. The processor also includes shared structures accessed by the threads, a context mapping structure that associates context signatures with physical contexts, and a context manager circuit. Each physical context identifies and differentiates the state of the shared structures. The context manager circuit monitors changes to fields within a context signature. When one or more fields of a context signature are modified, the circuit searches the context mapping structure for a matching context signature. If a match is found, the physical context associated with the matching signature is activated for the core. This approach allows the processor to efficiently reuse physical contexts when similar thread states are detected, reducing overhead and improving performance. The shared structures enable resource efficiency, while the context mapping structure ensures proper state differentiation. The context manager circuit dynamically adjusts active contexts based on signature changes, optimizing thread execution.
2. The processor of claim 1 , wherein, when there is no match, the context manager circuit is to allocate a physical context for the plurality of fields forming a new context signature.
A system for managing processor contexts includes a context manager circuit that compares a received context signature with stored context signatures to determine if there is a match. If no match is found, the context manager circuit allocates a physical context for the fields forming the new context signature. The system is designed to optimize context switching in a processor by efficiently managing and reusing context signatures, reducing overhead and improving performance. The context manager circuit dynamically allocates physical contexts only when necessary, ensuring efficient use of resources. The system is particularly useful in processors handling multiple tasks or threads, where context switching occurs frequently. By minimizing unnecessary context allocations, the system enhances processing efficiency and reduces latency. The context manager circuit may also include mechanisms to store and retrieve context signatures, allowing for quick comparisons and fast context switching. The overall system improves processor performance by streamlining context management and reducing the overhead associated with context switching.
3. The processor of claim 1 , wherein the plurality of structures comprises a prediction structure, a caching structure, a renaming structure, and a buffering structure between components in a pipeline of the core.
This invention relates to a processor architecture designed to optimize performance by integrating multiple specialized structures within a processing core. The core includes a prediction structure to improve branch prediction accuracy, a caching structure to enhance data access efficiency, a renaming structure to manage register allocation dynamically, and a buffering structure to facilitate data transfer between pipeline stages. These structures work together to reduce latency, improve throughput, and minimize resource conflicts in the pipeline. The prediction structure anticipates branch outcomes to avoid pipeline stalls, while the caching structure stores frequently accessed data to reduce memory access delays. The renaming structure assigns virtual registers to logical registers, enabling efficient register management and reducing dependencies. The buffering structure ensures smooth data flow between pipeline stages, preventing bottlenecks. By integrating these structures, the processor achieves higher efficiency and performance in executing instructions, particularly in complex workloads where traditional architectures may suffer from delays or inefficiencies. The invention addresses challenges in modern computing, such as increasing instruction-level parallelism and minimizing pipeline hazards, by providing a cohesive framework for managing critical pipeline operations.
4. The processor of claim 1 , wherein the processor comprises a decoder to decode a single instruction into a decoded single instruction, and an execution unit to execute the decoded single instruction to cause the context manager circuit to switch the active physical context when none of the plurality of fields that comprise the context signature are changed.
This invention relates to a processor architecture designed to optimize context switching operations in computing systems. The problem addressed is the inefficiency in traditional context switching mechanisms, which often require full context updates even when only minor changes are needed, leading to unnecessary overhead and performance degradation. The processor includes a decoder that decodes a single instruction into a decoded single instruction. An execution unit then executes this decoded instruction to trigger a context manager circuit. The context manager circuit is responsible for managing multiple physical contexts, each defined by a context signature composed of multiple fields. When the execution unit processes the decoded instruction, it evaluates the context signature fields. If none of these fields have changed, the context manager circuit switches the active physical context without modifying any of the fields. This selective switching reduces the overhead associated with context changes, improving system efficiency and performance. The invention ensures that context switching only occurs when necessary, minimizing unnecessary operations and conserving computational resources. This approach is particularly beneficial in systems where frequent context switches are required, such as in multitasking environments or virtualized systems. By avoiding redundant updates, the processor achieves faster execution times and lower power consumption.
5. The processor of claim 1 , wherein the context mapping structure is saved when a first power command is received by the context manager circuit and restored when a second power command is received by the context manager circuit.
A system for managing processor context in low-power states involves a context mapping structure that stores and restores processor state information to enable efficient transitions between active and low-power modes. The context mapping structure includes a plurality of entries, each associated with a processor core and containing state information for that core. A context manager circuit controls the saving and restoring of this state information. When a first power command is received, the context manager circuit saves the current state of the processor cores into the context mapping structure, allowing the processor to enter a low-power state. When a second power command is received, the context manager circuit restores the saved state information from the context mapping structure, enabling the processor to resume operation from the point where it was paused. This mechanism ensures minimal latency during power state transitions while maintaining data integrity. The system is particularly useful in energy-efficient computing environments where frequent power state changes are required to optimize power consumption without sacrificing performance.
6. The processor of claim 1 , wherein the context manager circuit comprises an active context identification generator circuit to generate an active context identification value from the context signature and an active bit.
This invention relates to a processor system with enhanced context management for efficient task switching. The problem addressed is the overhead and complexity in managing multiple execution contexts in modern processors, particularly in systems requiring rapid context switching, such as real-time or multi-threaded applications. The processor includes a context manager circuit designed to handle context switching operations. This circuit generates an active context identification value, which is derived from a context signature and an active bit. The context signature uniquely identifies a specific execution context, while the active bit indicates whether the context is currently in use. The active context identification value allows the processor to quickly determine the current execution state and prioritize context switching operations. The context manager circuit also includes a context signature generator circuit that creates the context signature based on various processor state parameters, such as register values, memory mappings, and privilege levels. This ensures that each context is uniquely identifiable and can be restored accurately during a context switch. Additionally, the circuit may include a context storage circuit to store and retrieve context signatures, enabling efficient context switching by minimizing the time required to save and restore processor states. The invention improves processor efficiency by reducing the latency associated with context switching, particularly in systems where multiple tasks must be managed simultaneously. The use of an active context identification value simplifies the identification and prioritization of active contexts, ensuring smooth and rapid transitions between tasks.
7. The processor of claim 6 , wherein the context manager circuit uses the active context identification value as an index into a table storing the plurality of physical contexts.
A system for managing processor contexts includes a context manager circuit that dynamically switches between multiple physical contexts to optimize performance. The system addresses inefficiencies in traditional context-switching mechanisms, which often rely on software-based approaches that introduce latency and overhead. By using hardware-based context management, the system enables faster transitions between different execution environments, improving responsiveness and resource utilization. The context manager circuit includes a table that stores multiple physical contexts, each representing a distinct set of processor states, registers, and configurations. The circuit uses an active context identification value as an index to quickly access and load the corresponding physical context from the table. This allows the processor to switch between contexts with minimal delay, reducing the time required to transition between tasks or execution modes. The system may also include a context switch trigger circuit that generates a signal to initiate a context switch based on predefined conditions, such as task scheduling, interrupt handling, or power management requirements. The context manager circuit then retrieves the appropriate physical context from the table and applies it to the processor, ensuring seamless and efficient transitions. This hardware-based approach minimizes software intervention, improving overall system performance and energy efficiency.
8. The processor of claim 6 , wherein the context manager circuit uses the active context identification value as an index into a table storing encrypted keys for the plurality of physical contexts.
A system for managing secure access to multiple physical contexts in a computing environment involves a processor with a context manager circuit. The system addresses the challenge of securely isolating and switching between different execution environments (physical contexts) while ensuring that only authorized processes can access specific contexts. The context manager circuit maintains a table of encrypted keys, each associated with a unique physical context. When a process requests access to a context, the circuit uses an active context identification value as an index to retrieve the corresponding encrypted key from the table. This key is then used to authenticate and authorize the process for the requested context, ensuring secure and isolated execution. The system prevents unauthorized access by encrypting the keys and restricting their retrieval based on the active context identification value. This approach enhances security by minimizing exposure of sensitive keys and ensuring that only valid contexts can be accessed. The solution is particularly useful in multi-tenant or multi-application environments where strict isolation and secure access control are required.
9. A method comprising: executing a plurality of threads on a core of a processor having a plurality of physical contexts; sharing a plurality of structures of the processor by the plurality of threads; mapping context signatures to respective physical contexts of the plurality of physical contexts in a context mapping structure of the processor, each physical context identifying and differentiating state of the plurality of structures; searching, when one or more of a plurality of fields that comprise a context signature is changed by software executing on the processor, the context mapping structure for a match to another context signature; and setting, when the match is found, a physical context associated with the match as an active physical context for the core.
This invention relates to processor architecture, specifically optimizing thread execution on a multi-context core. The problem addressed is the inefficiency of context switching in multi-threaded environments, where threads share processor structures but require distinct execution states. The solution involves a method for dynamically managing physical contexts to reduce overhead during thread switching. The method executes multiple threads on a processor core with multiple physical contexts, where each context represents a distinct state of shared processor structures. A context mapping structure associates context signatures—comprising multiple fields—with specific physical contexts. When software modifies one or more fields of a context signature, the system searches the mapping structure for a matching signature. If a match is found, the corresponding physical context is activated for the core, allowing rapid switching without full context reconstruction. This approach minimizes latency by reusing existing physical contexts when possible, improving performance in multi-threaded workloads. The method ensures efficient state differentiation and sharing among threads, optimizing resource utilization in modern processors.
10. The method of claim 9 , wherein, when there is no match, allocating a physical context for the plurality of fields forming a new context signature.
A system and method for dynamically managing data contexts in a computing environment addresses the challenge of efficiently organizing and retrieving data fields based on their contextual relationships. The invention involves analyzing a plurality of data fields to determine if they match an existing context signature, which defines a predefined grouping of fields. If no match is found, the system allocates a new physical context for the fields, generating a unique context signature to represent this grouping. This allows for dynamic adaptation to new data structures without manual intervention, improving data organization and retrieval efficiency. The method ensures that data fields are logically grouped based on their contextual relevance, reducing redundancy and enhancing system performance. The invention is particularly useful in environments where data structures evolve over time, such as in database management, data analytics, or machine learning applications. By automatically creating new context signatures for unmatched fields, the system maintains an organized and scalable data framework.
11. The method of claim 9 , wherein the plurality of structures comprises a prediction structure, a caching structure, a renaming structure, and a buffering structure between components in a pipeline of the core.
A method for optimizing performance in a processor core pipeline involves integrating multiple specialized structures to enhance efficiency. The method addresses the challenge of improving processing speed and resource utilization in modern processor architectures by implementing a prediction structure to anticipate and pre-fetch instructions, reducing pipeline stalls. A caching structure is used to store frequently accessed data, minimizing latency by reducing memory access times. A renaming structure dynamically assigns registers to eliminate false dependencies, allowing for more parallel execution. A buffering structure is placed between pipeline stages to manage data flow, ensuring smooth transitions and preventing bottlenecks. These structures work together to streamline instruction execution, reduce latency, and improve overall throughput in the processor core. The method is particularly useful in high-performance computing environments where minimizing delays and maximizing parallelism are critical. By integrating these components, the processor core achieves more efficient instruction processing, leading to better performance and energy efficiency.
12. The method of claim 9 , further comprising: decoding a single instruction into a decoded single instruction with a decoder of the processor; and executing the decoded single instruction with an execution unit of the processor to switch the active physical context when none of the plurality of fields that comprise the context signature are changed.
This invention relates to processor architecture and context switching in computing systems. The problem addressed is the inefficiency of context switching operations, particularly when only the logical context changes while the physical context remains unchanged. Traditional methods require full context switching, leading to unnecessary overhead. The invention provides a method for optimizing context switching in a processor. A context signature is used to represent the physical context, comprising multiple fields that define the processor's physical state. When a single instruction is decoded by the processor's decoder, it is executed by an execution unit to switch the active physical context only if none of the fields in the context signature have changed. This avoids redundant context switching operations, improving performance by reducing unnecessary state transitions. The method ensures that context switching occurs only when necessary, based on the context signature's fields. The decoder and execution unit work together to determine whether a physical context switch is required, minimizing overhead. This approach is particularly useful in systems where logical context changes frequently but physical context remains stable, such as in virtualized environments or multi-threaded applications. The invention enhances efficiency by dynamically adapting context switching to actual hardware state changes.
13. The method of claim 9 , further comprising saving the context mapping structure when a first power command is received and restoring the context mapping structure when a second power command is received.
This invention relates to a method for managing context mapping structures in a computing system, particularly for preserving and restoring system state during power transitions. The problem addressed is the loss of context or state information when a device powers down or transitions between operational modes, which can disrupt user experience or require reinitialization. The method involves creating a context mapping structure that associates contextual data with specific system states or operations. This structure is dynamically updated as the system operates, ensuring that relevant context is tracked. When a first power command (e.g., shutdown or sleep) is received, the method saves the current context mapping structure to non-volatile storage, preserving the system's state. Upon receiving a second power command (e.g., power-on or wake-up), the method restores the saved context mapping structure, allowing the system to resume operations with the previous state intact. This ensures continuity and reduces the need for reinitialization. The method may also include additional steps such as validating the saved context mapping structure before restoration to ensure data integrity. The context mapping structure can be used in various applications, such as user interface management, application state preservation, or hardware configuration retention. The invention improves system reliability and user experience by maintaining contextual awareness across power cycles.
14. The method of claim 9 , further comprising generating an active context identification value from the context signature and an active bit.
This invention relates to a system for managing and processing context signatures in a computing environment. The problem addressed is the need to efficiently identify and track active contexts within a system, particularly in scenarios where multiple contexts may be present but only certain ones are currently active. The solution involves generating an active context identification value by combining a context signature with an active bit. The context signature represents a unique identifier for a given context, while the active bit indicates whether that context is currently active. By generating this active context identification value, the system can quickly determine which contexts are active and prioritize processing or resource allocation accordingly. This method is particularly useful in systems where context switching or multitasking is frequent, such as in operating systems, virtualization environments, or real-time processing applications. The active context identification value can be used to filter, route, or manage tasks based on their active status, improving efficiency and responsiveness. The invention ensures that only relevant contexts are processed, reducing unnecessary overhead and improving overall system performance.
15. The method of claim 14 , further comprising using the active context identification value as an index into a table storing the plurality of physical contexts.
This invention relates to a system for managing and retrieving physical contexts based on an active context identification value. The technology addresses the challenge of efficiently organizing and accessing multiple physical contexts, such as different operational states or configurations in a computing or industrial system. The method involves generating an active context identification value, which serves as a unique identifier for a specific physical context. This value is then used as an index to access a predefined table that stores the plurality of physical contexts. The table allows for rapid retrieval of the corresponding physical context based on the active context identification value, enabling seamless transitions between different operational states or configurations. The system ensures that the correct physical context is applied in real-time, improving system performance and reliability. The method may also include dynamically updating the table to reflect changes in physical contexts, ensuring the system remains current and accurate. This approach is particularly useful in environments where multiple contexts must be managed efficiently, such as in industrial automation, robotics, or distributed computing systems. The invention enhances the ability to switch between contexts quickly and accurately, reducing downtime and improving overall system efficiency.
16. The method of claim 14 , further comprising using the active context identification value as an index into a table storing encrypted keys for the plurality of physical contexts.
A system and method for secure key management in a computing environment involves dynamically identifying and managing cryptographic keys based on the current operational context of a device. The system addresses the challenge of securely accessing encrypted data across multiple physical contexts, such as different user sessions, applications, or hardware states, where unauthorized access must be prevented. The method includes generating an active context identification value that uniquely represents the current operational state of the device. This value is used to index into a secure storage table containing encrypted keys, each associated with a specific physical context. When a context change occurs, the system updates the active context identification value and retrieves the corresponding encrypted key from the table, ensuring that only keys relevant to the current context are accessible. This approach prevents unauthorized key access by restricting key retrieval to the active context, enhancing security in multi-context environments. The system may also include mechanisms to detect context changes, such as user authentication events or application state transitions, and trigger key retrieval or re-encryption as needed. The encrypted keys stored in the table are protected using strong cryptographic algorithms, and access to the table itself is restricted to authorized processes. This method ensures that sensitive data remains secure even when the device transitions between different operational contexts.
17. A non-transitory machine readable medium that stores code that when executed by a machine causes the machine to perform a method comprising: executing a plurality of threads on a core of a processor having a plurality of physical contexts; sharing a plurality of structures of the processor by the plurality of threads; mapping context signatures to respective physical contexts of the plurality of physical contexts in a context mapping structure of the processor, each physical context identifying and differentiating state of the plurality of structures; searching, when one or more of a plurality of fields that comprise a context signature is changed by software executing on the processor, the context mapping structure for a match to another context signature; and setting, when the match is found, a physical context associated with the match as an active physical context for the core.
This invention relates to processor architecture and thread management, specifically addressing the challenge of efficiently sharing processor resources among multiple threads while maintaining performance and state integrity. The system involves a processor with multiple physical contexts, each representing a distinct state configuration for shared processor structures. Threads execute on a core of the processor, sharing these structures while their state is managed through context signatures. These signatures are mapped to physical contexts in a context mapping structure, allowing the processor to differentiate and track thread states. When software modifies one or more fields of a context signature, the system searches the context mapping structure for a matching signature. If a match is found, the corresponding physical context is activated for the core, enabling rapid state switching without full context reloads. This approach optimizes resource utilization by reusing existing physical contexts when possible, reducing overhead and improving thread execution efficiency. The method is implemented via code stored on a non-transitory machine-readable medium, executed by the processor to manage thread state transitions dynamically. The solution enhances performance in multi-threaded environments by minimizing context switching delays and leveraging shared processor structures effectively.
18. The non-transitory machine readable medium of claim 17 , wherein, when there is no match, allocating a physical context for the plurality of fields forming a new context signature.
This invention relates to data processing systems that manage context signatures for data fields. The problem addressed is the efficient allocation and management of physical contexts when no matching context signature is found for a set of data fields. In such systems, data fields are grouped into context signatures to optimize processing, storage, or retrieval. When a new set of fields does not match any existing context signature, the system dynamically allocates a new physical context for those fields, creating a new context signature. This ensures that all data fields are properly categorized and accessible, even when they do not fit into pre-existing structures. The method involves detecting the absence of a match, then assigning a new physical context to the unmatched fields, thereby expanding the system's context signature library. This approach improves data organization, reduces redundancy, and enhances system performance by dynamically adapting to new data patterns. The invention is particularly useful in systems where data fields are frequently updated or where context-based processing is critical, such as in databases, machine learning models, or real-time analytics platforms. The solution ensures that unmatched data is not discarded or misclassified, maintaining data integrity and system efficiency.
19. The non-transitory machine readable medium of claim 17 , wherein the plurality of structures comprises a prediction structure, a caching structure, a renaming structure, and a buffering structure between components in a pipeline of the core.
The invention relates to a non-transitory machine-readable medium storing instructions for optimizing processor core performance by managing data flow between pipeline components. The problem addressed is inefficiency in data handling within processor pipelines, leading to bottlenecks and reduced computational throughput. The solution involves a plurality of specialized structures integrated into the core pipeline to enhance processing efficiency. These structures include a prediction structure for anticipating data flow requirements, a caching structure for storing frequently accessed data, a renaming structure for managing register allocation, and a buffering structure for temporarily holding data between pipeline stages. The prediction structure improves branch prediction accuracy, reducing pipeline stalls. The caching structure minimizes memory access latency by storing critical data locally. The renaming structure dynamically assigns registers to avoid conflicts and optimize resource usage. The buffering structure ensures smooth data transfer between pipeline stages, preventing delays. Together, these structures enhance the core's ability to handle complex workloads efficiently, improving overall performance and energy efficiency. The invention is particularly useful in high-performance computing environments where minimizing latency and maximizing throughput are critical.
20. The non-transitory machine readable medium of claim 17 , further comprising: decoding a single instruction into a decoded single instruction with a decoder of the processor; and executing the decoded single instruction with an execution unit of the processor to switch the active physical context when none of the plurality of fields that comprise the context signature are changed.
This invention relates to processor architecture and context switching in computing systems. The problem addressed is the inefficiency in context switching operations, particularly when only a subset of context fields need to be updated. Traditional context switching methods often require full context updates, leading to unnecessary overhead and performance degradation. The invention provides a method for optimizing context switching by selectively updating only the necessary fields of a context signature. A non-transitory machine-readable medium stores instructions that, when executed by a processor, perform the following steps: decoding a single instruction into a decoded single instruction using a decoder of the processor, and executing the decoded single instruction with an execution unit of the processor to switch the active physical context. The context switch occurs only when none of the fields that comprise the context signature are changed, thereby avoiding unnecessary updates. The processor includes a decoder and an execution unit, where the decoder processes the single instruction and the execution unit performs the context switch based on the decoded instruction. The context signature is a set of fields that define the current processor state, and the invention ensures that context switching is only triggered when no changes are detected in these fields. This selective updating reduces the computational overhead associated with context switching, improving system performance and efficiency. The method is particularly useful in multi-threaded or multi-core environments where frequent context switches are common.
21. The non-transitory machine readable medium of claim 17 , further comprising saving the context mapping structure when a first power command is received and restoring the context mapping structure when a second power command is received.
22. The non-transitory machine readable medium of claim 17 , further comprising generating an active context identification value from the context signature and an active bit.
A system and method for context-based data processing involves generating a context signature from input data and using this signature to manage data operations. The context signature is derived from analyzing the input data to identify relevant contextual information, such as metadata, structural features, or semantic attributes. This signature is then used to determine how the data should be processed, stored, or retrieved, ensuring that operations are performed in a context-aware manner. The system further includes generating an active context identification value by combining the context signature with an active bit. The active bit indicates whether the context is currently relevant or active for processing. This identification value helps distinguish between different contextual states, allowing the system to prioritize or filter data operations based on their relevance. The active context identification value can be used to dynamically adjust processing parameters, trigger specific actions, or enforce security policies, ensuring that data is handled appropriately within its contextual framework. This approach enhances data management by ensuring that operations are performed in a context-aware manner, improving efficiency, accuracy, and security. The use of an active bit allows for dynamic adaptation to changing contextual conditions, making the system more flexible and responsive.
23. The non-transitory machine readable medium of claim 22 , further comprising using the active context identification value as an index into a table storing the plurality of physical contexts.
An apparatus for context-aware computing, comprising a non-transitory machine-readable medium. This medium stores instructions that, when executed by a processor, cause the apparatus to determine an active context identification value. This value is then utilized as an index into a table. This table contains a plurality of physical contexts, enabling the apparatus to retrieve or reference information related to the identified physical context. The technology addresses the need for systems to dynamically understand and respond to their surrounding physical environments, facilitating more intelligent and adaptive functionality. By associating a specific identification value with the current operating context, the system can efficiently access relevant contextual data or configurations stored within a structured table. This allows for personalized user experiences, optimized resource allocation, and enhanced performance in various applications where the physical surroundings are a critical factor.
24. The non-transitory machine readable medium of claim 22 , further comprising using the active context identification value as an index into a table storing encrypted keys for the plurality of physical contexts.
This invention relates to secure data access in computing systems, specifically addressing the challenge of managing encrypted keys for different physical contexts in a secure and efficient manner. The system involves identifying an active context, such as a user, device, or application, and using this context as an index to retrieve the corresponding encrypted key from a stored table. The table contains encrypted keys associated with multiple physical contexts, ensuring that only the key relevant to the current context is accessed. This approach enhances security by isolating keys to specific contexts, reducing the risk of unauthorized access. The system may also include mechanisms to dynamically update or rotate keys based on context changes, further improving security. The solution is particularly useful in environments where multiple users or devices share a system, requiring strict access control and key management. By indexing encrypted keys with context identifiers, the system ensures that only the appropriate key is used for decryption or encryption operations, maintaining data integrity and confidentiality. The invention may be implemented in software, hardware, or a combination thereof, and is applicable to various computing platforms, including cloud-based systems, embedded devices, and enterprise networks.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
June 28, 2019
February 1, 2022
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.