Patentable/Patents/US-9593426
US-9593426

Through silicon via filling using an electrolyte with a dual state inhibitor

PublishedMarch 14, 2017
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A method for electrofilling large, high aspect ratio recessed features with copper without depositing substantial amounts of copper in the field region is provided. The method allows completely filling recessed features having aspect ratios of at least about 5:1 such as at least about 10:1, and widths of at least about 1 μm in a substantially void-free manner without depositing more than 5% of copper in the field region (relative to the thickness deposited in the recessed feature). The method involves contacting the substrate having one or more large, high aspect ratio recessed features (such as a TSVs) with an electrolyte comprising copper ions and an organic dual state inhibitor (DSI) configured for inhibiting copper deposition in the field region, and electrodepositing copper under potential-controlled conditions, where the potential is controlled not exceed the critical potential of the DSI.

Patent Claims
18 claims

Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.

Claim 1

Original Legal Text

1. An electroplating apparatus, comprising a controller with program instructions for electroplating metal in a recessed feature on a semiconductor substrate, wherein the program instructions for electroplating metal comprise instructions for: (a) contacting the semiconductor substrate with an electroplating solution comprising metal ions and an organic dual state inhibitor (DSI) in an electroplating cell; and (b) electrically biasing the semiconductor substrate under potential-controlled conditions and below a critical potential of the DSI, while the semiconductor substrate is contacted with the electroplating solution to electrodeposit metal in the recessed feature such that after filling the recessed feature, the ratio of the metal layer thickness deposited on the field to the metal layer thickness deposited in the recessed feature is not greater than about 0.05, wherein the DSI is configured for inhibiting metal deposition in a field region of the semiconductor substrate and is characterized by a cyclic voltammogram having an inflection point between a first region exhibiting minimal current change with potential change and a second region exhibiting a large current change with potential change, the inflection point corresponding to the critical potential.

Plain English Translation

An electroplating system plates metal into small holes (recessed features) on silicon wafers. A computer controls the electroplating process. The computer program first immerses the wafer in a solution with metal ions (like copper) and a special organic chemical (DSI). This DSI prevents metal from plating on the flat areas of the wafer. Then, the program applies a voltage to the wafer, plating metal only inside the recessed feature. The voltage is kept below a specific value (critical potential) of the DSI. This ensures that after the hole is filled, very little metal (less than 5%) plates on the flat areas outside the holes. The DSI's effectiveness changes sharply at its critical potential, as seen in a cyclic voltammogram.

Claim 2

Original Legal Text

2. The apparatus of claim 1 , wherein the metal is copper.

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), specifically uses copper as the metal being plated into the recessed feature. This means the electroplating solution contains copper ions, and the copper is selectively deposited into the holes while the DSI prevents copper deposition on the field regions of the wafer by keeping the voltage below a critical potential of the DSI.

Claim 3

Original Legal Text

3. The apparatus of claim 1 , wherein the recessed feature is a through silicon via (TSV).

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), is designed to fill Through Silicon Vias (TSVs). TSVs are vertical connections through the silicon wafer. The system selectively deposits metal, such as copper, into these TSVs using an electroplating solution and a DSI that inhibits metal deposition on the surrounding areas of the wafer by keeping the voltage below a critical potential of the DSI.

Claim 4

Original Legal Text

4. The apparatus of claim 1 , wherein the recessed feature has an aspect ratio of at least about 15:1.

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), is capable of filling very deep holes. Specifically, the recessed feature has an aspect ratio (depth divided by width) of at least 15:1 or higher. This means the hole is at least 15 times deeper than it is wide, requiring precise control of the electroplating process and effective inhibition of metal deposition on the surrounding areas of the wafer by keeping the voltage below a critical potential of the DSI.

Claim 5

Original Legal Text

5. The apparatus of claim 1 , wherein the apparatus comprises a reference electrode positioned in the proximity of the substrate that is configured to be used in controlling the potential during potential-controlled electroplating.

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), includes a reference electrode placed very close to the silicon wafer. This reference electrode is used to accurately measure and control the voltage applied to the wafer during electroplating. This precise voltage control, in conjunction with the DSI, ensures that the metal is selectively deposited inside the recessed feature while minimizing metal deposition on the surrounding areas of the wafer.

Claim 6

Original Legal Text

6. The apparatus of claim 5 , wherein the reference electrode is an unpolarized metal electrode comprising the same metal that is being electroplated.

Plain English Translation

The electroplating system, as previously described with a reference electrode near the wafer for voltage control, uses a reference electrode made of the same metal being plated. For example, when electroplating copper, the reference electrode is also made of copper. This unpolarized metal electrode provides a stable and accurate voltage reference, ensuring precise control of the electroplating process, especially when used with a dual-state inhibitor to selectively deposit metal into recessed features.

Claim 7

Original Legal Text

7. The apparatus of claim 5 , wherein the reference electrode is immersed into a solution that is substantially free of the DSI.

Plain English Translation

The electroplating system, as previously described with a reference electrode near the wafer for voltage control, uses a reference electrode immersed in a solution that does not contain the dual-state inhibitor (DSI). This ensures that the DSI doesn't interfere with the reference electrode's voltage measurement. The separate solution provides a cleaner, more stable reference, allowing for more precise control of the electroplating process, especially when used with a DSI to selectively deposit metal into recessed features.

Claim 8

Original Legal Text

8. The apparatus of claim 1 , wherein the dual-state inhibitor suppresses the current in the field region to less than about 2 mA/cm 2 .

Plain English Translation

The electroplating system, as previously described with a dual-state inhibitor (DSI) to selectively deposit metal into recessed features, is designed such that the DSI significantly reduces the metal plating current on the flat areas (field region) of the wafer. Specifically, the DSI suppresses the current in the field region to less than 2 mA/cm². This very low current indicates minimal metal deposition outside the recessed features, ensuring that the metal is selectively deposited where it's needed.

Claim 9

Original Legal Text

9. The apparatus of claim 1 , wherein the critical potential of the dual-state inhibitor is at least about −0.15 V versus the open circuit potential.

Plain English Translation

The electroplating system, as previously described with a dual-state inhibitor (DSI) to selectively deposit metal into recessed features, operates such that the DSI has a "critical potential" of at least -0.15V relative to the open circuit potential. This critical potential is the voltage at which the DSI stops effectively preventing metal deposition on the flat areas of the wafer. The system's voltage is kept below this critical potential to ensure selective metal plating within the recessed features.

Claim 10

Original Legal Text

10. The apparatus of claim 1 , wherein at about the critical potential the current increases at least 0.1 mA/cm 2 per 1 mV.

Plain English Translation

The electroplating system, as previously described with a dual-state inhibitor (DSI) to selectively deposit metal into recessed features, is designed such that, at approximately the critical potential of the DSI, the plating current increases sharply. Specifically, the current increases by at least 0.1 mA/cm² for every 1 mV increase in voltage. This sharp increase indicates that the DSI is no longer effectively inhibiting metal deposition on the flat areas of the wafer.

Claim 11

Original Legal Text

11. The apparatus of claim 1 , wherein the electroplating solution comprises copper ions at a concentration of at least about 40 g/L.

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), utilizes an electroplating solution with a high concentration of metal ions. Specifically, the electroplating solution contains at least 40 grams of copper ions per liter (40 g/L). This high concentration ensures a sufficient supply of metal ions for rapid and complete filling of the recessed features.

Claim 12

Original Legal Text

12. The apparatus of claim 1 , wherein the electroplating solution further comprises sulfuric and/or methanesulfonic acid at a concentration of at least about 40 g/L.

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), uses an electroplating solution containing acids. Specifically, the electroplating solution includes sulfuric acid, methanesulfonic acid, or a combination of both, at a concentration of at least 40 grams per liter (40 g/L). These acids increase the conductivity of the solution and help dissolve the metal ions, improving the electroplating process.

Claim 13

Original Legal Text

13. The apparatus of claim 1 , wherein the electroplating solution further comprises an electroplating accelerator, selected from the group consisting of 3-mercapto-1-propanesulfonic acid, bis-(3-sodiumsulfopropyldisulfide) (SPS), and N,N-dimethyl-dithiocarbamyl propylsulfonate (DPS).

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), uses an electroplating solution that includes an accelerator. This accelerator, chosen from chemicals like 3-mercapto-1-propanesulfonic acid, bis-(3-sodiumsulfopropyldisulfide) (SPS), or N,N-dimethyl-dithiocarbamyl propylsulfonate (DPS), speeds up the plating process within the recessed feature, ensuring faster and more efficient filling.

Claim 14

Original Legal Text

14. The apparatus of claim 1 , wherein the electroplating solution further comprises an electroplating suppressor, selected from the group consisting of polyethylene glycol (PEG) and polyethyleneoxide (PEO).

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), uses an electroplating solution that includes a suppressor. This suppressor, chosen from chemicals like polyethylene glycol (PEG) or polyethylene oxide (PEO), slows down the plating process on the flat areas of the wafer, complementing the effect of the DSI and further promoting selective metal deposition within the recessed feature.

Claim 15

Original Legal Text

15. The apparatus of claim 1 , wherein the DSI is a quaternary ammonium salt, which has at least one alkyl or aralkyl substituent with at least 7 carbon atoms.

Plain English Translation

The electroplating system, as previously described with a dual-state inhibitor (DSI) to selectively deposit metal into recessed features, uses a specific type of DSI. The DSI is a quaternary ammonium salt, which is a chemical compound with a central nitrogen atom bonded to four organic groups. At least one of these organic groups must be a long chain, having at least 7 carbon atoms, either in an alkyl or aralkyl configuration. This specific chemical structure provides the DSI with its dual-state inhibiting properties.

Claim 16

Original Legal Text

16. The apparatus of claim 1 , wherein the DSI is selected from the group consisting of a benzalkonium salt, a thonzonium salt, a dodecyltrimethylammonium salt, and benzyldimethylhexadecylammonium chloride (BDHAC).

Plain English Translation

The electroplating system, as previously described with a dual-state inhibitor (DSI) to selectively deposit metal into recessed features, uses a DSI selected from a specific group of chemicals. These chemicals include benzalkonium salts, thonzonium salts, dodecyltrimethylammonium salts, and benzyldimethylhexadecylammonium chloride (BDHAC). These specific chemicals have been found to be effective dual-state inhibitors, selectively preventing metal deposition on the flat areas of the wafer while allowing it to occur within the recessed feature.

Claim 17

Original Legal Text

17. The apparatus of claim 1 , wherein the program instructions comprise instructions for determining a plating endpoint by the current response from the substrate.

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), uses the electrical current flowing through the substrate to determine when the recessed feature is completely filled. The computer program monitors the current response from the substrate and identifies a specific change or pattern that indicates the plating endpoint. This allows for automatic and precise control of the plating process, preventing overplating and ensuring optimal results.

Claim 18

Original Legal Text

18. The apparatus of claim 1 , wherein the program instructions comprise instructions for electrically biasing the substrate within about 1 second after the substrate is contacted with the electroplating solution.

Plain English Translation

The electroplating system, as previously described for plating metal in small holes on silicon wafers using a computer-controlled process and a dual-state inhibitor (DSI), rapidly applies a voltage to the substrate after it is immersed in the electroplating solution. Specifically, the electrical bias is applied within about 1 second of the substrate contacting the solution. This quick application of voltage helps to initiate the plating process quickly and efficiently, before the DSI can fully block metal deposition on the flat areas of the wafer.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

February 20, 2015

Publication Date

March 14, 2017

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, FAQs, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Through silicon via filling using an electrolyte with a dual state inhibitor” (US-9593426). https://patentable.app/patents/US-9593426

© 2026 Nomic Interactive Technology LLC. Machine-readable context available at /api/llm-context/US-9593426. See llms.txt for full attribution policy.