Patentable/Patents/US-9606603
US-9606603

Digital sensor system

PublishedMarch 28, 2017
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A digital sensor system includes a sensor element, an analog-to-digital converter coupled to the sensor element, and a wake-up circuit configured to activate the sensor element and the analog-to-digital converter in response to a predefined event.

Patent Claims
21 claims

Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.

Claim 1

Original Legal Text

1. A digital sensor system, comprising: a sensor element; an analog-to-digital converter coupled to the sensor element; and a wake-up circuit configured to: detect a predefined event; cause, based on detecting the predefined event, a first signal to be provided to the sensor element, the first signal causing the sensor element to be activated such that the sensor element performs a sensing action and provides an analog signal associated with the sensing action; and cause, based on detecting the predefined event, a second signal to be provided to the analog-to-digital converter, the second signal causing the analog-to digital converter to be activated such that the analog-to-digital converter converts the analog signal to generate a digital signal.

Plain English Translation

A digital sensor system incorporates a sensor element, an analog-to-digital converter (ADC) connected to the sensor element, and a wake-up circuit. The wake-up circuit monitors for a specific event. Upon detecting the event, it sends a signal to activate the sensor element. The activated sensor performs a sensing action and outputs an analog signal. Simultaneously, the wake-up circuit sends another signal to activate the ADC, which then converts the analog signal from the sensor into a digital signal. This allows the system to remain in a low-power state until a sensing action is needed.

Claim 2

Original Legal Text

2. The digital sensor system of claim 1 , wherein the predefined event comprises at least one event selected from: a predefined time, a lapse of a predefined time interval, a signal from a further sensor element having a predefined value, a reset signal, or a diagnosis signal.

Plain English Translation

The digital sensor system, as described, detects predefined events that trigger its operation. These events include a specific time, a defined time interval elapsing, a signal from another sensor reaching a certain value, a reset signal, or a diagnostic signal. Any of these events will activate the wake-up circuit, which then powers on the sensor element and the analog-to-digital converter. This provides flexibility in how the sensor system is triggered, enabling various application scenarios.

Claim 3

Original Legal Text

3. The digital sensor system of claim 1 , further comprising a digital signal processor coupled to the analog-to-digital converter.

Plain English Translation

The digital sensor system, as described, also includes a digital signal processor (DSP) connected to the analog-to-digital converter. The DSP receives the digital signal produced by the ADC after the sensor element's analog signal has been converted. The DSP allows for further processing, analysis, or interpretation of the sensor data within the system.

Claim 4

Original Legal Text

4. The digital sensor system of claim 3 , wherein the digital sensor system is configured to activate the digital signal processor in case the digital signal generated by the analog-to-digital converter fulfils a predefined criterion, based on activation of the sensor element and the analog-to-digital converter, or based on the predefined event.

Plain English Translation

In the digital sensor system with a digital signal processor, the system can activate the DSP only if the digital signal from the ADC meets a specific criterion. This activation can be triggered either by the initial event that woke up the sensor and ADC, or directly based on the ADC's output. The criterion is a predefined condition that determines whether the DSP needs to process the data, conserving power when processing isn't required.

Claim 5

Original Legal Text

5. The digital sensor system of claim 4 , wherein the predefined criterion is set upon manufacturing or initializing the digital sensor system, and wherein, during operation, the predefined criterion is fixed or is variable based on a setting signal.

Plain English Translation

The digital signal processing criterion described above, is configured either during manufacturing or initialization of the digital sensor system. During operation, this criterion can either remain fixed, or be adjusted based on an external setting signal. This enables the system to adapt its behavior based on initial conditions or changing environmental requirements, allowing for flexibility in the sensor system's operation.

Claim 6

Original Legal Text

6. The digital sensor system of claim 4 , wherein the digital signal processor is configured to modify the predefined criterion to obtain a new predefined criterion based on the digital signal generated by the analog-to-digital converter, and to replace the predefined criterion by the new predefined criterion.

Plain English Translation

In the digital sensor system, the digital signal processor (DSP) can dynamically adjust the criterion used to determine whether to process data. The DSP analyzes the digital signal received from the analog-to-digital converter, modifies the existing criterion based on that signal, and then replaces the old criterion with the new one. This allows the system to self-adjust its sensitivity and responsiveness based on the incoming sensor data.

Claim 7

Original Legal Text

7. The digital sensor system of claim 6 , wherein the digital signal processor is configured to: determine whether the digital signal generated by the analog-to-digital converter is within a predefined range, determine an existence of a potential disturbance or failure when the digital signal generated by the analog-to-digital converter is outside the predefined range, and cause a change of the predefined event or the predefined criterion so that the wake-up circuit activates the sensor element and the analog-to-digital converter more frequently, or so that the sensor element and the analog-to-digital converter are continuously operated for a predefined period of time.

Plain English Translation

Further refining the self-adjusting criterion, the digital signal processor (DSP) assesses if the digital signal from the ADC falls within a specified range. If the signal is outside that range, the DSP infers a potential problem (disturbance or failure). In response, it alters the wake-up trigger or the criterion for DSP activation. This may involve increasing the frequency of sensor element and ADC activation, or keeping them running continuously for a set duration. This allows the system to respond to anomalies, improving robustness and data quality.

Claim 8

Original Legal Text

8. The digital sensor system of claim 4 , further comprising a memory coupled to the analog-to-digital converter, wherein the memory is configured to store the predefined criterion.

Plain English Translation

The digital sensor system includes a memory component coupled to the analog-to-digital converter (ADC). This memory is used to store the predefined criterion that determines when the digital signal processor (DSP) is activated. This ensures that the criterion is preserved even when the system is powered off, enabling consistent behavior across power cycles.

Claim 9

Original Legal Text

9. The digital sensor system of claim 3 , wherein the digital signal processor is configured to be in a sleep mode when not being activated.

Plain English Translation

To further optimize power consumption, the digital signal processor (DSP) in the system enters a sleep mode when it is not actively processing data. This reduces the system's overall power demand when sensor data doesn't require immediate analysis.

Claim 10

Original Legal Text

10. The digital sensor system of claim 9 , wherein the digital signal processor is configured to provide, while being in the sleep mode, to the wake-up circuit a signal indicative of the predefined event, and to remain in or return to the sleep mode until activation.

Plain English Translation

When the digital signal processor (DSP) is in sleep mode, it still provides a signal to the wake-up circuit, indicating the predefined event that should trigger a wake-up. The DSP remains in or returns to sleep mode until that event occurs and activates it, minimizing power consumption while still monitoring for relevant events.

Claim 11

Original Legal Text

11. The digital sensor system of claim 3 , wherein the digital signal processor comprises a digital comparator coupled to the analog-to-digital converter and a signal processing circuit coupled to the digital comparator.

Plain English Translation

The digital signal processor (DSP) consists of a digital comparator connected to the analog-to-digital converter (ADC) and a separate signal processing circuit connected to the comparator. The comparator likely compares the ADC output to a threshold, and the signal processing circuit performs further analysis on the data if the threshold is met.

Claim 12

Original Legal Text

12. The digital sensor system of claim 1 , further comprising a first oscillator configured to generate a first clock signal which comprises at least the predefined event.

Plain English Translation

The digital sensor system utilizes a first oscillator to generate a first clock signal. This clock signal embodies the predefined event that triggers the wake-up circuit, and therefore, the sensor element and ADC. This provides a timing mechanism for initiating the sensing process.

Claim 13

Original Legal Text

13. The digital sensor system of claim 12 , further comprising a second oscillator configured to be activated by the first clock signal and to generate a second clock signal having a higher clock frequency than the first clock signal for operating the analog-to-digital converter, wherein the second oscillator is configured to be deactivated when processing of the analog signal from the sensor element by the analog-to-digital converter is completed.

Plain English Translation

Expanding on the clock signal implementation, the system incorporates a second oscillator. This oscillator is activated by the first clock signal and generates a second clock signal with a higher frequency. This higher frequency clock signal is used to operate the analog-to-digital converter (ADC). Once the ADC finishes processing the sensor data, the second oscillator is deactivated to conserve power.

Claim 14

Original Legal Text

14. The digital sensor system of claim 12 , wherein a digital signal processor is configured to be activated by the first clock signal and to generate a second clock signal having a higher clock frequency than the first clock signal for operating the analog-to-digital converter.

Plain English Translation

Instead of a second physical oscillator, the digital signal processor (DSP) can be activated by the first clock signal. The DSP then generates the higher frequency second clock signal, which is used to operate the analog-to-digital converter (ADC). This approach consolidates clock generation functionality within the DSP.

Claim 15

Original Legal Text

15. The digital sensor system of claim 1 , wherein at least the sensor element, the analog-to-digital converter, and the wake-up circuit are formed as an integrated circuit chip, the integrated circuit chip comprising a circuit board on or in which the sensor element, the analog-to-digital converter, and the wake-up circuit are formed, and one or more external contacts coupled to the sensor element, the analog-to-digital converter, and the wake-up circuit.

Plain English Translation

The sensor element, analog-to-digital converter (ADC), and wake-up circuit are integrated onto a single integrated circuit (IC) chip. This chip includes a circuit board that physically hosts these components. External contacts are included on the chip to connect the sensor element, ADC, and wake-up circuit to other parts of the system.

Claim 16

Original Legal Text

16. The digital sensor system of claim 15 , wherein the integrated circuit chip further comprises at least a part of digital signal processor.

Plain English Translation

The integrated circuit chip described above, containing the sensor element, ADC, and wake-up circuit, can also contain at least a portion of the digital signal processor (DSP). This integration further reduces the overall system size and can improve performance.

Claim 17

Original Legal Text

17. The digital sensor system of claim 15 , wherein the integrated circuit chip further comprises an interface for coupling with an external digital signal processor.

Plain English Translation

Alternatively to incorporating the DSP, the integrated circuit chip can include an interface specifically designed for connecting to an external digital signal processor (DSP). This provides flexibility in system design, allowing for the use of a separate, potentially more powerful, DSP if needed.

Claim 18

Original Legal Text

18. The digital sensor system of claim 1 , further comprising a controller, wherein the controller is configured to cause the wake-up circuit to be activated or deactivated, wherein the digital sensor system is configured to operate continuously or intermittently, based on an external trigger signal, when the wake-up circuit is deactivated.

Plain English Translation

The digital sensor system incorporates a controller that can activate or deactivate the wake-up circuit. When the wake-up circuit is deactivated, the sensor system can operate either continuously or intermittently based on an external trigger signal. This enables different operational modes, allowing for always-on sensing or event-driven sensing.

Claim 19

Original Legal Text

19. The digital sensor system of claim 1 , wherein the sensor element comprises one or more magnetic sensors, the one or more magnetic sensors including at least one of a xMR sensor, a Hall sensor or a Spinning-Current-Hall-Sensor, or a sensor measuring physical quantities like voltages, temperatures, or currents for trimming or diagnosis purposes.

Plain English Translation

The sensor element can be implemented using one or more magnetic sensors, such as xMR sensors, Hall sensors, or Spinning-Current-Hall-Sensors. The sensor element can also measure physical quantities like voltages, temperatures, or currents, and can be used for trimming or diagnostic purposes within the system.

Claim 20

Original Legal Text

20. The digital sensor system of claim 1 , wherein the wake-up circuit is configured to output a wake-up signal.

Plain English Translation

The wake-up circuit is configured to output a wake-up signal. This signal can be used to trigger other components or systems, indicating that the sensor system has detected an event and is active.

Claim 21

Original Legal Text

21. The digital sensor system of claim 20 , wherein the wake-up signal comprises a pulse or a pulse code.

Plain English Translation

The wake-up signal output by the wake-up circuit can be a simple pulse or a more complex pulse code. Using a pulse code allows for conveying additional information about the triggering event or the sensor data.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

October 29, 2015

Publication Date

March 28, 2017

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, FAQs, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Digital sensor system” (US-9606603). https://patentable.app/patents/US-9606603

© 2026 Nomic Interactive Technology LLC. Machine-readable context available at /api/llm-context/US-9606603. See llms.txt for full attribution policy.